

# Understanding VME Bus

Michael Davidsaver  
[mdavidsaver@bnl.gov](mailto:mdavidsaver@bnl.gov)

Rev. 1

# Introduction

- Goals
  - Become familiar with language of VME operations
  - Interpret VMetro bus analyzer data.

# Language

**VME** VERSAmodule Eurocard

**Backplane** The connectors (slots) and wiring at the back of a VME crate

**System Controller** Card in slot 1. Special role in bus arbitration. Must be populated. Usually a Master.

**Master** The initiator of a transfer. Usually a CPU card. This is where software “lives”.

**Slave** Other party in a transfer.

# VME vs. PCI

## VME


- Asynchronous
  - Ordering is key
- Un-clocked
  - Max. bandwidth not well defined

## PCI

- Synchronous
  - Timing is key
- Clocked (33 or 66 MHz)
  - Max. bandwidth well defined

# Physical Wires

- Two connectors: P1 and P2
- VME32 (right)
  - 3 rows of 32 pins each.
  - $32 \times 3 \times 2 = 192$
- VME64 (left)
  - 5 rows of 32 pins each.
  - $32 \times 5 \times 2 = 320$
- Can plug VME64 card into VME32 crate and vice versa



# VME32 Signal Groups

- Addressing (38 pins)
  - Address lines (31 pins)
  - Address modifier (6 pins)
  - Address Strobe (1 pin)
- Data (36 pins)
  - Data lines (32 pins)
  - Data Strobe (3 pins)
  - Data Ack. (1 pin)
- Interrupt (10 pins)
  - Level lines (7 pins)
  - Acknowledge (3 pins)
- Special (2 pins)
  - Write (1 pin)
  - Bus Error (1 pin)
- Total 86 of 192
- Not discussed
  - Multi master arbitration
  - SYS/AC Fail
  - Voltages and Ground
  - Rear transition module

# Electrical Signals

- Most VME lines are direct connections between the same pin on every connector.
  - Exception: Interrupt Acknowledge daisy chain line (IACKIO).
- Two state logic
- Can be driven high (1) or low (0) by one (or more) VME devices.
- Lines float high when un-driven.
  - Control signals use inverted logic (True=0) for this reason.
  - eg. Address, data strobes, interrupt, and IACK.

# Bus Addressing

- VME supports many different Addressing Modifiers.
- AM determines:
  - Address length (16, 24, or all 32 pins)
  - Selects process for read/write cycles.
    - Single cycle (Data mode)
    - Sequential (Block mode)
  - Permissions
    - supervisory/normal
    - Relic of original Motorola 68k
- Slave cards usually implement only some AMs.
- Does not specify data width



# Address Modifiers

Code	Name	Address size	Priv.	Cycle type
0x3f	A24sB	24-bit	sup.	block
0x3d	A24sD	24-bit	sup.	data
0x3b	A24nB	24-bit	norm.	block
0x39	A24nD	24-bit	norm.	data
0x29	A16nD	16-bit	norm.	data
0x09	A32nD	32-bit	norm.	data
0x0B	A32nB	32-bit	norm.	block
...	...	...	...	...

# Signal Ordering

- VME bus has no clock.
- Each operation is a sequence of steps.
- A transition between steps is the rising/falling edge of a single control signal.
  - eg. Most operations start on the  $1 \rightarrow 0$  transition of the address strobe line.


# VME Operations

- VME bus supports many different operations. We will talk about the three most common.
  - Read** Master takes data from Slave
  - Write** Master pushes data to Slave
  - Interrupt** Slave requests service from Master
- The following slides describe the single cycle (data mode) read/write operations. Block mode will not be discussed.

# Single Cycle Read


- Operation to read data from a single address.
- Address modifiers: A16nD, A24nD, A32nD, A16sD, A24sD, A32sD
- Data widths: 8-bit, 16-bit, or 32-bit
- Master signals
  - Address Strobe
  - Address and Address modifier
  - Data strobes
- Slave signals:
  - Data Acknowledge
  - Data

# Read Process



- A Master requests data
- B Slave provides data
- C Master ends cycle


# Read Process



## A Master requests data

- ① Asserts Write line to false (1).
- ② Master sets Address and Addr. modifier.
- ③ Uses data strobes to select data width.
- ④ Master asserts (1 → 0) Address Strobe.


# Read Process



## B Slave provides data

- 1 Slave puts Data on Data lines.
- 2 Asserts (1 → 0) Data Acknowledge.
  - Master may release AS, addr, and AM after this point

# Read Process




## C Master ends cycle

- 1 Master samples data lines
- 2 Master releases Data Strobe.
- 3 Slave releases DTACK and data lines.




# Control Signals



- Address Strobe

- Controlled by Master
- Asserted to trigger Slave action.
- Released after DTACK asserted (by Slave)


# Control Signals



- Data Strobe

- Controlled by Master
- Asserted before Address Strobe.
- Released after DTACK asserted (by Slave)


# Control Signals



- Data Acknowledge

- Controlled by Slave
- Asserted after AS asserted (by Master)
- Asserted after Data lines driven (by Slave)
- Released after release of DS (by Master)

# With VMetro




# With VMetro (2)

Sample	AbsTime	AddrPh	AM-XAM	A[31:0]	D[31:0]	Size	Cycle	IRQ[7:1]	IACKIO*	IACK*	BBST*	Status	Iack	AS*	DG1*	DG0*	DTACK*
-4	-30.0ns			20000004	FFFFFFFF			11111111	1	1	0			1	1	1	1
-3	-22.5ns			20000004	FFFFFFFF			11111111	1	1	0			1	1	1	1
-2	-15.0ns			20000004	FFFFFFFF			11111111	1	1	0			1	1	1	1
-1	-7.5ns			20000004	FFFFFFFF			11111111	1	1	0			1	1	1	1
TRIG	0.0ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
1	7.5ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
2	15.0ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
3	22.5ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
4	30.0ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
5	37.5ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
6	45.0ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
7	52.5ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
8	60.0ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
9	67.5ns	Aph	A32sD	20000004	FFFFFFFF	D32	Rd	11111111	1	1	0			0	0	0	1
10	75.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
11	82.5ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
12	90.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
13	97.5ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
14	105.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
15	112.5ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
16	120.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
17	127.5ns	Aph	A32sD	20000004	00000000	D32	Rd	11111111	1	1	0			0	0	0	1
18	135.0ns	Aph	A32sD	20000004	00000000	D32	Rd	11111111	1	1	0			0	0	0	1
19	142.5ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
20	150.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
21	157.5ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
22	165.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
23	172.5ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
24	180.0ns	Aph	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0			0	0	0	1
25	187.5ns	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0		Data		0	0	0	0
26	195.0ns	A32sD	20000004	80000200	D32	Rd	11111111	1	1	0				0	0	0	0
27	202.5ns			2000000C	80000200			11111111	1	1	0			1	0	0	0
28	210.0ns			20000008	80000200			11111111	1	1	0			1	0	0	0
29	217.5ns			20000008	80000200			11111111	1	1	0			1	0	0	0
30	225.0ns			20000008	80000200			11111111	1	1	0			1	0	0	0
31	232.5ns			20000008	80000200			11111111	1	1	0			1	0	0	0
32	240.0ns			20000008	80000200			11111111	1	1	0			1	1	1	0
33	247.5ns			20000008	80000200			11111111	1	1	0			1	1	1	0
34	255.0ns			20000004	80000200			11111111	1	1	0			1	1	1	0
35	262.5ns			20000004	80000200			11111111	1	1	0			1	1	1	0

# Single Cycle Write


- Operation to write data to a single address.
- Address modifiers: A16nD, A24nD, A32nD (also sup. modes)
- Data widths: 8-bit, 16-bit, or 32-bit
- Master signals
  - Address Strobe
  - Address and Address modifier
  - Data strobes
  - Data
- Slave signals:
  - Data Acknowledge

# Write Process



- A Master provides data
- B Slave accepts data
- C Master ends cycle

# Write Process




## A Master provides data

- 1 Asserts Write line to true (0).
- 2 Master sets Address and Addr. modifier.
- 3 Sets Data and asserts Data Strobes.
- 4 Master asserts Address Strobe.




# Write Process



## B Slave accepts data

- 1 Slave samples Data.
- 2 Slave asserts (1 → 0) Data Acknowledge.
  - Master may release AS, addr, and AM after this point


# Write Process



## C Master ends cycle

- 1 Master releases Data and Data Strobe.
- 2 Slave releases DTACK.

# Control Signals




- Same order as Read cycle
- Different meaning

# VME Interrupts


- A VME interrupt is identified by two pieces of information.
  - Level: [1, 7]
  - Vector: [0, 255]
- Levels are physical wires.
- Vectors are read from the device interrupting a given level.
- The Interrupt Acknowledge cycle is similar to a normal data mode read cycle.
- IACK\* is set and Address modifier is ignored
- Address bits 1 → 3 are used to indicate which level is being acknowledged

# Interrupt Acknowledge Cycle



# IACKIO

- Each slot has 2 pins: IACKIN and IACKOUT
- The IACKOUT of slot N is connected to IACKIN of slot N+1.
- Non-interrupting devices pass IACKIN through to IACKOUT.
  - Interrupting devices do not.
- Empty slots must have IACKIN shorted to IACKOUT.
  - Newer crates do this automatically
  - Older crates must add/remove jumpers



# Interrupt Priority

- Higher levels are serviced first
- When two interrupters have the same level
  - First to receive IACKIN
  - Closest to Acknowledger on the right
- All four devices interrupt at the same time
- What order are they serviced in?

Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6
CPU	Level 2 Vec. 0x53		Level 4 Vec. 0x13	Level 4 Vec. 0x35	Level 2 Vec. 0x12

# Interrupt Priority

- Higher levels are serviced first
- When two interrupters have the same level
  - First to receive IACKIN
  - Closest to Acknowledger on the right
- All four devices interrupt at the same time
- What order are they serviced in?

Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6
CPU	Level 2 Vec. 0x53		Level 4 Vec. 0x13	Level 4 Vec. 0x35	Level 2 Vec. 0x12

① Slot 4



# Interrupt Priority

- Higher levels are serviced first
- When two interrupters have the same level
  - First to receive IACKIN
  - Closest to Acknowledger on the right
- All four devices interrupt at the same time
- What order are they serviced in?

Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6
CPU	Level 2 Vec. 0x53		Level 4 Vec. 0x13	Level 4 Vec. 0x35	Level 2 Vec. 0x12

- 1 Slot 4
- 2 Slot 5

# Interrupt Priority

- Higher levels are serviced first
- When two interrupters have the same level
  - First to receive IACKIN
  - Closest to Acknowledger on the right
- All four devices interrupt at the same time
- What order are they serviced in?

Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6
CPU	Level 2 Vec. 0x53		Level 4 Vec. 0x13	Level 4 Vec. 0x35	Level 2 Vec. 0x12

- 1 Slot 4
- 2 Slot 5
- 3 Slot 2

# Interrupt Priority

- Higher levels are serviced first
- When two interrupters have the same level
  - First to receive IACKIN
  - Closest to Acknowledger on the right
- All four devices interrupt at the same time
- What order are they serviced in?

Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6
CPU	Level 2 Vec. 0x53		Level 4 Vec. 0x13	Level 4 Vec. 0x35	Level 2 Vec. 0x12

- 1 Slot 4
- 2 Slot 5
- 3 Slot 2
- 4 Slot 6

# When something goes wrong

- VME operations are based on order.
- Control alternates between Master and Slave.
- When something unexpected happens, or doesn't happen, either party can assert a bus error.
- BERR aborts the current cycle and resets both Master and Slave so that a new cycle can begin.
- Most common error is read/write with no response.
  - Timeout waiting for DTACK.
  - Bad for performance
- Bus errors are not normal and should be investigated!

# What do bus errors look like?

- Read
  - All bits set (0xffffffff)
  - Extra bits set (0xf3ff0443)
- Write
  - Write has no effect
  - Readback gives unexpected value
- IACK
  - Interrupt on vector 0xff

# VMetro VME Bus analyzer

- What is it?
- ~200 channel logic analyzer
- Onboard processor w/ specific knowledge of VME Protocol
- Useful for
  - Non-invasive monitoring of software actions
    - How long does the ISR take?
    - How often is register X read?
    - When is value Y written to register Z?
  - Detecting VME operation errors
- Operates in State or Timing modes.
- The manual is surprisingly complete.
- [http://www-cdfonline.fnal.gov/daq/commercial/VG-VME\\_User\\_Guide.pdf](http://www-cdfonline.fnal.gov/daq/commercial/VG-VME_User_Guide.pdf)

# State Mode

- Onboard monitoring of VME cycles
- Report summary of operations
  - A32 read from address X
  - A16 write to address Y
- Can buffer a large number of operations
  - Time depends on bus load
- Useful when debugging software

# Timing Mode

- Directly store bus signals at sampling rate ( $\leq 133\text{MHz}$ )
- Reports timing
  - AS\* became 0 at  $T_0$
  - DTACK became 0 at  $T_0 + 2\mu\text{s}$
- Buffers for a short (fixed) time
- Useful when debugging hardware



# Triggering

- The analyzer is constantly sampling like a DSO
- Triggers are specified by patterns involving real signals (AS\*) and computed (Cycle type and Status).
- Triggers can be level or edge (0/1 or r/f)



# Remote Access

- Uses TCP 24000
  - Also displayed on front panel
- `ssh -L 24000:192.168.90.60:24000 controldev32`

# Connecting Through SSH

- 1 Ensure that the VMetro has received an IP address by looking at the front panel LED display
- 2 Start Busview software
- 3 From *Tools* menu select *Hardware Connection*.
- 4 Under the *Advanced* tab add an entry for 127.0.0.1 port 24000. Select a name of 'localhost' and click add. This only needs to be done once.
- 5 In the *Devices* tab. Check next to 127.0.0.1 and click OK.
- 6 The sequencer controls should now appear.

# Connecting Through SSH (2)



# Setup

AnalyzerSetup1 | Current Trace - VME TIMING Mode, Triggered at 50%

STATE | ←

Event:	BgI	Transfer	AM/XAM	Address	Data	Size	Cycle	Status	WRITE*	AS*	LWORD*	IACKIO*	Ii
Anything	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME0*	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	Rd	xxxx	x	x	x	x	x
VME1	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME2	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME3	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME4	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME5	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME6	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x
VME7	xxx	xx	xxxx	xxxxxxxx	xxxxxxxx	xxxxxx	xx	xxxx	x	x	x	x	x

1a: Start Sampling in STATE mode  
 1b: Store (ALL)  
 1c: If (VME0) then ←  
     1d: Trigger at 50% of trace  
 => 1e: Endif

START

Single Event | Sequencer ←

# What to Look For?

- When first inspecting a new system, where to start?
- Check for Bus Errors
  - These should never happen.
- See what is happening most often
  - Does it need to?
  - Can it be more efficient?
- Interrupt handler run time
- All access of a specific register

# When to Use

- Evaluating new hardware/driver
  - “But the manual says block mode reads should work.”
- Performance measurements
  - Find targets for optimization
  - Measure bus time usage (idle and loaded)
- Wierd problems
  - “The CSR register is 0, but I’m sure I never set it to zero.”
  - “Why do command errors only happen occasionally when we always send the same command”
  - “Spurious interrupt on vector 0xff”
- Learning
  - Until you know what it does, you won’t know when to use it

# End

## Questions?